

Rule-based Clock Analysis for Lower Power and Higher Yield at Advanced Process Nodes

Huada Empyrean Software / HiSilicon



TSMC 2017
Open Innovation Platform[®]
Ecosystem Forum



ABSTRACT

As technology nodes move into 28nm and below, the SoC design scale and complexity increase rapidly. The clock network has a growing impact on the quality of entire design. Problems on the clock can lead to project delay, chip revision, and loss of yield. Therefore, designers need to consider the clock potential risks as early as possible in the design stages.

As a large scale SoC design company, HiSilicon is committed to optimize clock design and reduce the cost of CTS, in addition to avoid risks. Among them, it is an important goal to improve CTS quality and reduce the power consumption of clock network. The yield is also one of the most concerned indicators. High yield represents high profits, especially in the advanced process. Company annual income will be affected due to yield problems.

This presentation will show you how to perform clock design and yield related analysis in ClockExplorer, a dedicated clock analysis and diagnosis platform, and generate strategies to get better CTS result.

ClockExplorer has integrated many built-in capabilities. For example, for factors that might affect yield, it provides Early Branch OCV, Local Skew, and Physical related checks. It can also display clear clock schematic, analyze clock structure and timing dependency completely, which help designers sort out clock relationships and develop better CTS strategies to achieve lower power cost.

Rule-based Clock Analysis for Lower Power and Higher Yield at Advanced Process Nodes

www.huawei.com

HiSilicon/Emperyean

HUAWEI TECHNOLOGIES CO., LTD.



HiSilicon SoC Overview

- 17 Years successful R&D experience of SoC chipsets.
- Advanced SoC architecture design & implementation
 - High Performance
 - Low memory bandwidth
 - Low power

Chipset Portfolio

- Infrastructure
- Cellular Modem
- Smart Device
- Home Device



@ 2017 HiSilicon, Inc.

2

HiSilicon & Advanced Process Node

- Working closely with TSMC to release multiple chips on advanced process node.
 - N16/N10/N7
- Mature process node flow
 - Process specification
 - PDK & model validation
 - Reference design flow
 - ATE & process diagnostic
 - Mass production control



@ 2017 HiSilicon, Inc.

3

Clock Impact at Advanced Technology

- At advanced process node, the quality of clock network has growing impact on whole project.
 - Project delay
 - Chip revision
 - Loss of yield
- The challenge of building high-performance, low-power system clock trees is also growing.
 - Power consumption & frequency tradeoff
 - Yield problems due to OCV

@ 2017 HiSilicon, Inc.



4

CTS Strategy Challenges

- Bad CTS strategy causes redundant balancing which introduces excessive CTS buffers and leads to high chip density, bad routing and power problems.

Challenges

- Which sink pins need be balanced together?
- How to balance for complex mcm design with mutually exclusive clocks?




@ 2017 HiSilicon, Inc.

5

Clock OCV Issue

OCV (On Chip Variation)

- Cell delay variation
- Net delay variation



For launch and capture clock paths, the closer from the branch point to root, the greater the probability that the timing will be affected by the variation.

- Under some process, the net delay and cell delay variation between different corners are inconsistent. If the variation trend is different, especially the direction is different, it may cause serious yield issue.

@ 2017 HiSilicon, Inc.

6

Collaboration with Emyrean

- A customized flow has been built based on *ClockExplorer*¹.
 - Phase I: common discussion on clock analysis platform with Emyrean
 - Phase II: integrate ClockExplorer into reference design flow
 - Phase III: clock diagnosis & CTS strategies generation for better result
- Goals
 - Make better clock strategy
 - Detect OCV issues at early stage


¹. ClockExplorer is a clock analysis and optimization platform provided by Huada Emyrean Software Co., Ltd. info@emyrean.com.cn

@ 2017 HiSilicon, Inc.

7

ClockExplorer: Clock Analysis & Diagnosis

- One-stop checking rule based clock analysis and debugging
- Flexible clock schematic based timing dependency analysis



- Shorten CTS Design Cycle
- Reduce Clock Latency
- Reduce Clock Power/Area

@ 2017 HiSilicon, Inc.


8

Clock Analysis for Better CTS Strategy

Complex Clock Structure Analysis


- For a complex clock design, the CTS strategy must be made according to structure analysis and timing dependency analysis.
- Analyze clock structure by inspection rules and clock schematic, separate them into multiple stages and branches to balance.

Inspection rule: clock overlap diagnosis



Step1. balance the tree after overlap point & set don't touch on them.
Step2. balance clock1 and clock2 separately.


Schematic: clock structure analysis



Step1. balance the two branches of stage 2 separately.
Step2. balance stage1.

Timing Dependency Analysis


- Not all flops have timing paths between each other. Only those with timing dependency need be balanced together.
- ClockExplorer provided checking items, analysis commands and schematic operation to show a clear timing dependency picture of entire design.




Timing Dependency Connection Display

- The timing dependency analysis can be easily done by "Show Timing Connection" function on schematic.

Flip-flop controls dividers ...




Show timing dependent connections between modules and cells.



Report Timing Dependency Groups


- Report all clock pins with timing dependency relationships and classify them into different clusters.



13

User defined Skew Group vs. Timing dependency


- The skew group definitions in clock spec should be matched with timing dependency clusters.
- Check mapping relationship between user defined skew group and timing dependency cluster
 - If skew group mapped into multiple timing dependency clusters
 - One timing dependency cluster mapped into multiple skew groups



14

Tracing Timing Dependent Pins

- Trace the timing dependent pins from specified sink pins
- Trace all pins in same skew group from specified sink pin




15

Successful Story

- Basic Design Information
 - 16nm process mobile design block
 - 3M+ instances
 - 100+ clocks
- Results

	CTS Buffer Count	Cell Density	Routing (H)	Routing (V)
Placement	0	63.99%	0.02%	1%
CTS w/o CE	13191	75.00%	0.09%	4%
CTS w/ CE	4711	65.81%	0.03%	1.5%



16

